In this work we propose a new technique for the evaluation of the threshold voltage of MOS transistors based on the measurement of the channel thermal noise. Since this new method allows the evaluation of the threshold voltage without any current flowing through the channel, it inherently eliminates the limitations coming from the need of using too approximate models for the interpretation of current-voltage measurements in MOS devices. The results of actual measurements on p-channel MOSFETs are reported that confirm the validity and the significance of the proposed approach.
Introduction
The threshold voltage V T is among the most important parameters that characterize MOSFET devices. The threshold voltage determination is not only important for a correct modeling of the current voltage characteristics of MOSFET devices, but plays an important role in the interpretation of several mechanisms controlling the detailed operation of the devices and its change as a result of given stress conditions is often assumed as an important indicator of the reliability of a given process. In the case in which one wants to extract an electrical model of the device for use in a circuit simulator, the physical significance of the threshold voltage is not a primary issue. However, if one pretends to interpret the detailed behavior of a MOSFET device, the physical significance of the parameters extracted from measurements that have to be used in a physical based model is of fundamental importance. This is the reason why several methods have been proposed in the past for the extraction of the threshold voltage, although it must be noted that the issue of the physical significance of such a parameter has not often received the attention it deserved [1] .
The most common "physical" definition of the threshold voltage is the gate voltage at which the minority carrier density at the semiconductor surface is equal to the majority carrier density in the semiconductor bulk. As a direct evaluation of this condition in actual devices is not feasible, several methods have been proposed for V T measurement [2] . Because of the approximation in the models used for the interpretation of the experimental results, different values for V T are obtained by using different methods. Moreover, even by using the very same method, different values for V T are obtained by using different experimental conditions (explored bias ranges). As a consequence, when V T values are reported, one has to specify both the method employed for the extraction and the detailed experimental conditions. This fact clearly indicates that all these methods can only provide, at best, an estimate of the "true" value of V T and great care must be used in the interpretation of experiments based on the value of the extracted threshold voltage. Moreover, the problem of the V T extraction is complicated by the dependence of V T from the channel length. Especially for small geometry devices, more complex V T extraction procedures which take into account the short channel effects, are required [3] .
Almost any V T measurement technique is based on current voltage measurements, and therefore a non zero voltage V DS must be applied between that drain and the source terminals of the device. As it will be shown in the following, the choice of V DS does influence the value of the extracted V T . Besides, when current flows through the MOS channel, the potential and current distribution is not the one assumed for the theoretical definition of the threshold voltage and legitimate doubts may arise on the actual significance of the extracted value for V T even in the case in which the employed method is only moderately affected by the chosen value for V DS . In the method we propose, instead, we use the thermal noise produced in the channel with zero bias between drain and source as a means for estimating the channel conductance, which is strictly related to the threshold voltage, without the need for any current flowing through the channel. This eliminates, in principle, any effect coming from the channel polarization onto the extracted value of V T and can therefore provide us with a threshold voltage value quite close to the actual theoretical value.
After presenting a short review of the most commonly used V T measurement techniques and their main drawbacks, we will present the new method in detail together with the results of measurements on actual devices which confirm the validity of the approach we propose.
Conventional V T Extraction Methods
The most common V T measurement techniques are based on the linear extrapolation (LE) of the I D -V GS curve, measured with |V DS | values of typically 50-100 mV, down to I D = 0 [4] . The V T value is obtained from the intercept V GS0 by using the following relationship:
The main drawback of this method is that actual devices deviate from the linear behavior, as it is clearly shown in Fig. 1 . At low values of |V GS |, the device operates near saturation (|V GS -V T | §_V DS |), while for high values of |V GS | it is mainly the mobility degradation effect that causes the curve to deviate form the linear behavior. As a consequence, the choice of the V GS range for the linear fit is quite arbitrary. In order to eliminate this arbitrariness and to allow a simple implementation of this method that can be used in automatic test procedures, V T is usually obtained by the intercept between the V GS axis and the straight line tangent to the I D -V GS curve at the maximum transconductance point (see Fig. 1 ). It should be noted, however, that this method, which is often referred to as the "g m -max method", lacks of any physical justification: it is just a "conventionally" accepted proc edure.
Methods that take into account the series resistance and mobility degradation effects at higher gate voltages have been also proposed [5] [6] [7] , but they do not solve the problem of the arbitrariness in the choice of the bias range to be used for the extraction of the threshold voltage.
In the threshold voltage drain current method or constant current method (CC) [8] , V T is determined as the gate voltage where the drain current, measured at low V DS , scaled by W/L (that is the ratio between the width W and the length L of the channel) reaches a fixed threshold value. Since the V T extraction is based on an arbitrary choice of the critical drain current, this method is clearly meaningless form a physical point of view.
It is worth noting that both these methods (LE and CC) suffer from the dependence of the obtained V T values on the applied V DS , because several effects, e.g. subthreshold current, series resistance and maximum transconductance point, depend on V DS .
One possible approach to solve this problem would be to extract V T by means of C-V measurement, instead of I-V measurement, as proposed by Lau et al. [9] . However this method does not provide sufficient sensibility in the case of the very small area transistors used today.
A possible way out of this situation is offered by the reflection that methods based on current measurements actually aim at measuring the conductance of the MOSFET channel, which can be related to the threshold voltage by means of a quite simple and physically meaningful relationship, by way of the current which flows though the channel for known bias conditions. Unfortunately, the very same bias voltage V DS which is used for causing a current to flow through the channel is one of the most important factors which contributes to the uncertainty in the extracted value of V T . The possibility of measuring the conductance of the channel by resorting to noise measurements without the need for any V DS bias is the basic idea on which we have founded the new V T extraction method that is presented in the following section. 
Noise Based V T Extraction Method
It is very well known that biasing a MOSFET with |V GS |> |V T | and |V DS |<<|V GS -V T |, the minority carrier channel behaves as a gate voltage controlled resistor with a conductance value:
where µ c is the effective mobility of the minority carriers in the channel (electrons for an nMOSFET, holes for a pMOSFET), C ox is the gate capacitance per unit area, W and L are the device width and length. In the limit |V DS |→0, Eq. 2 can be considered to be exact. Therefore, the power spectral density of the voltage fluctuations S ch between the source and drain terminals of the device have a thermal component:
Using Eq. 2 and Eq. 3, one obtains:
The last equation indicates that plotting the quantity 4kT/S ch versus V GS , a straight line should be obtained whose extrapolated intercept with the V GS axis directly provides the value of the threshold voltage V T . It must be observed that also the method we propose suffers from the fact that at high values of |V GS | the mobility degradation effect causes Eq. 4 to deviate from linearity. However, since we have completely eliminated the deviation from linearity caused by a non zero value of V DS that was present in the extraction methods based on current measurements, we can expect a well defined linear behavior for moderate values of |V GS | above |V T |.
In order to validate the approach we propose we have applied it to the problem of the threshold voltage extraction for a set of p-channel MOSFETs belonging to the very same process, with an oxide thickness t OX = 35 nm, a device width W = 25 µm and two different lengths: L = 6 µm and L = 25 µm..
The experimental setup we used for noise measurements is shown in Fig. 2 . It consists of a low noise adjustable voltage source stage for gate source biasing, of an ultra low noise, JFET input, voltage amplifier (ULNA) [10] and of a PC based spectrum analyzer. The adjustable (negative) V GS bias voltage is obtained by a lead acid high capacity battery using a resistive divider. The noise introduced by the resistive divider is eliminated, in the explored frequency range, by means of a simple very low corner frequency RC filter (the gate current of the MOSFET is negligible). The ULNA equivalent input noise voltage is 7⋅10 -18 V 2 /Hz above 1 Hz, which corresponds to the thermal noise of a 420 Ω resistor. As the measured channel resistances were much higher than 400 Ω, the contribution of the equivalent voltage noise of the ULNA can be considered negligible. Also the contribution of the equivalent input current noise source was negligible in the entire explored range of channel resistance.
Using the measurement set-up described above, we evaluated the power spectral density of the voltage fluctuations S ch across the channel for different values of V GS . As can be noted in Fig. 3 , S ch is white in almost all the measured frequency range due to the While one may assume that an uncertainty of 20 mV can be acceptable in most cases, the most important result of the comparison we have made is the fact that the values extracted by means of the conventional method and by means of the new one we propose are clearly different from one another. A careful verification of our results allow us to exclude that this difference can be the result of inaccurate measurements. Besides, if we remember that the "g m method", in c ontrast to the one we propose, is not based on any physical assumption but it is rather the result of an almost universally accepted convention, the fact that the two methods provide different results should not surprise. Moreover, as our method is not based on an approximated model but rather on a fundamental and theoretically well justified relationship, we conclude that it is the value that has been extracted from noise measurements the one that should be assumed as representative of the "true" threshold voltage.
Future work will be devoted to the application of the new method to sub-micrometric devices where we expect that the actual dimensions of the devices have an effect on the value of the threshold voltage because of the well known short and narrow channel effects. It is worth observing that reducing the dimensions of the MOSFET devices does not make the measurements more difficult, since the conductance of the channel is proportional to the factor W/L and therefore moving form a 25µm/25µm device to a 1µm/1µm device or below should maintain the thermal noise levels to be measured within the same order of magnitude of those experienced in our preliminary experiments, even accounting for the changes in the other relevant technological parameters such as the oxide thickness and the carrier mobility. It might be observed that a method for extracting the threshold voltage by means of noise measurements is quite complicated and cannot be easily implemented in on-line wafer level testers. Therefore its application is bound to remain confined to research level. However, the method we propose, if proved by further and extensive experiments to be the one which provides the best approximation of the "true" threshold voltage , could be helpful also in the field of conventional test pro-cedures since it would provide a reference for calibrating other faster, but not physically based, methods.
Conclusions
A new alternative method for extracting the MOSFET threshold voltage has been presented. Since the method is based on the measurement of the channel thermal noise at different gate voltages and at zero dc channel voltage, it inherently eliminates the problem induced by the presence of a not zero biasing between the source and drain terminals. To the best of our knowledge our method is the one that come closer to the determination of the threshold voltage in the theoretical conditions assumed in the elementary theory of MOSFET operation. Comparison with the generally accepted "g m -method" clearly demonstrates that great care must be used in attributing physical significance to values extracted using conventional, not physically justified methods. Future work on devices belonging to different today sub-micrometric MOS processes is expected to provide a comprehensive evaluation of the robustness and significance of the new method with respect to the conventional ones.
